

CSE 234: Data Systems for Machine Learning Winter 2025

Optimizations and Parallelization

https://hao-ai-lab.github.io/cse234-w25/

LLMSys

MLSys Basics

"Re-partition" in ML Parallelism yields collectives



Row-partitioned

Where We Are

- Motivation
- History
- Parallelism Overview
- Data parallelism
- Model parallelism
 - Inter and intra-op parallelism
- Auto-parallelization

Why Data Parallelism First



Figure from DistBelief [Dean et al., NeurlPS 2012]

Why Data Parallelism First



Sergeev et al., "Horovod: fast and easy distributed deep learning in TensorFlow". Preprint 2018. Li et al., "PyTorch Distributed: Experiences on Accelerating Data Parallel Training". VLDB 2020.

dist.init_process_group("nccl", rank=rank, world_size=world_size)

Why Data Parallelism First



Figure from PyTorch Tutorials

Data Parallelism



How to implement this communication?

Two Solutions

- Parameter Server
- AllReduce
- Key assumption:
 - The model can fit into an create many replica

• The model can fit into an (GPU) worker memory hence we can

Parameter Server Assumption

- Very heavy communication per iteration
- Compute : communication = 1:10 in the era of 2012

 $\boldsymbol{\theta}^{(t+1)} = \boldsymbol{\theta}^{(t)} + \boldsymbol{\varepsilon} \sum_{p}^{P} \nabla_{\mathcal{L}}(\boldsymbol{\theta}^{(t)}, D_{p}^{(t)})$ p=1

Parameter Server Naturally emerges



AllReduce = reduce + broadcast



Reduce(-to-one)



Parameter Server Naturally emerges



Problems: Server bottleneck!

Parameter Server Implementation

- Sharded parameter server: sharded KV stores
 - Avoid communication bottleneck
 - Redundancy across different PS shards **Parameter Servers**



Workers

When servers nodes == worker nodes



Reduce-scatter





Consistency



 $\boldsymbol{\theta}^{(t+1)} = \boldsymbol{\theta}^{(t)} + \boldsymbol{\varepsilon} \sum_{l=1}^{P} \nabla_{\mathcal{L}}(\boldsymbol{\theta}^{(t)}, D_{p}^{(t)})$ p=1

1 *F*() 2 *F*() 3 4

BSP's Weakness: Stragglers

• BSP suffers from stragglers

- Slow devices (stragglers) force all devices to wait
- More devices \rightarrow higher chance of having a straggler



An interesting property of Gradient Descent (ascent)



 $\boldsymbol{\theta}^{(t+1)} = \boldsymbol{\theta}^{(t)} + \boldsymbol{\varepsilon} \sum_{1}^{P} \nabla_{\mathcal{L}}(\boldsymbol{\theta}^{(t)}, D_{p}^{(t)})$ p=1

Machine Learning is Error-tolerant (under certain conditions)



Background: Asynchronous Communication (No Consistency)

- **Asynchronous (Async):** removes all communication barriers
 - Maximizes computing time
 - Transient stragglers will cause messages to be extremely stale
 - Ex: Device 2 is at t = 6, but Device 1 has only sent message for t = 1
- Some Async software: messages can be applied while computing F(), $\Delta_L()$
 - Unpredictable behavior, can hurt statistical efficiency!





Background: Bounded Consistency



2015]

20



Impacts of Consistency/Staleness: Unbounded Staleness



Theory: SSP Expectation Bound





$$\leq 4FL\sqrt{\frac{2(s+1)P}{T}}$$

AllReduce





Data Parallelism with All-reduce

import torch.nn.parallel as dist from torch.nn.parallel import DistributedDataParallel as DDP

dist.init_process_group("nccl", rank=rank, world_size=world_size) ddp_model = DDP(Model(), device_ids=[rank])

for batch in data_loader: loss = train_step(ddp_model, batch)

Sergeev et al., "Horovod: fast and easy distributed deep learning in TensorFlow". Preprint 2018. Li et al., "PyTorch Distributed: Experiences on Accelerating Data Parallel Training". VLDB 2020.

Allreduce

- Initially implemented in Horovod
- Being adopted in PyTorch DDP
- Not Fault tolerant

Being Optimized by nvidia (hw/sw co-optimization) in NCCL

Discussion: Why Allreduce today?

Discussion: Why Allreduce dominates parameter server

Where We Are

- Motivation
- History
- Parallelism Overview
- Data parallelism
- Model parallelism
 - Inter-op parallelism
 - Intra-op parallelism
- Auto-parallelization

Computational Graph (Neural Networks) → Stages







Computational Graph (Neural Networks) → Stages



Execution & Data Movement



Note: The time spent on data transfer is typically **small**, since we only communicates stage outputs at stage boundaries between two stages.

Timeline: Visualization of Inter-Operator Parallelism



- Gray area (indicates devices being idle (a.k.a. Pipeline bubbles).
- Only 1 device activated at a time.
- Pipeline bubble percentage = bubble_area / total_area
 = (D 1) / D, assuming D devices.

Reduce Pipeline Bubbles via Pipelining Inputs



Training: Forward & Backward Dependency





How to Reduce Pipeline Bubbles for Training?

- Device Placement
- Synchronous Pipeline Parallel Algorithms
 - GPipe
 - **1F1B**
 - Interleaved 1F1B
 - TeraPipe
 - Chimera
- Asynchronous Pipeline Parallel Algorithms
 - AMPNet
 - Pipedream/Pipedream-2BW

Device Placement

Idea: Slice the branches of a neural network into multiple stages so they can be calculated concurrently.



Device Placement: Limitations

Only works for specific NNs with branches:



Device Utilization is still low:



Note: device placement needs to be combined with the other pipeline schedules discussed later to further improve device utilization.
Synchronous Pipeline Parallel Schedule

Idea: Modify pipeline schedule to improve efficiency, but keep the computation and convergence semantics exactly the same as if training with a single device.

GPipe

Idea: Partition the input batch into multiple "*micro-batches*". Pipeline the micro-batches. Accumulate the gradients of the micro-batches:

$$\nabla L_{\theta}(x) = \frac{1}{N} \sum_{i=1}^{N} \nabla L_{\theta}(x_i)$$

Example: Slice each input batch into 6 micro-batches:



GPipe: Experimental Results

Table: Normalized training throughput using GPipe with different number of devices (stages) and different number of micro-batches M on TPUs.

	#TPUs = 2	#TPUs = 4	#TPUs = 8
#Micro-batches = 1	1	1.07	1.3
#Micro-batches = 4	1.7	3.2	4.8
#Micro-batches = 32	1.8	3.4	6.3



GPipe Schedule:



1F1B Memory Usage



...

Interleaved 1F1B

Idea: Slice the neural network into more fine-grained stages and assign multiple stages to reduce pipeline bubble.



Interleaved 1F1B

Pro:

Higher pipeline efficiency with fewer pipeline bubbles.

Con: More communication overhead between stages.



TeraPipe

Idea: The computation of an input token only depends on previous tokens but not future tokens for autoregressive models.

Further reduce the bubble size by pipelining within a sequence.



TeraPipe

Idea: The computation of an input token only depends on previous tokens but not future tokens for autoregressive models.

Further reduce the bubble size by pipelining within a sequence.



TeraPipe

Idea: The computation of an input token only depends on previous tokens but not future tokens for autoregressive models.

Further reduce the bubble size by pipelining within a sequence.



Chimera

Idea: Store bi-directional stages and combine bidirectional pipeline to further reduce pipeline bubbles.



Synchronous Pipeline Schedule Summary

Pros:

• Keep the convergence semantics. The training process is exactly the same as training the neural network on a single device.

X Cons:

- Pipeline bubbles.
- Reducing pipeline bubbles typically requires splitting inputs into smaller components, but too small input to the neural network will reduce the hardware efficiency.

Asynchronous Pipeline Schedules

Idea: Start next round of forward pass before backward pass finishes.

Pros:

• No Pipeline bubbles.

X Cons:

- Break the synchronous training semantics. Now the training will involve stalled gradient.
- Algorithms may store multiple versions of model weights for consistency.



Idea: Fully asynchronous. Each device performs forward pass whenever free and updates the weights after every backward pass.

Convergence: Achieve similar accuracy on small datasets (MNIST 97%), hard to generalize to larger datasets.



Gaunt, Alexander L., et al. "AMPNet: Asynchronous model-parallel training for dynamic neural networks." *arXiv 2017.* Yang, Bowen, et al. "Pipemare: Asynchronous pipeline parallel dnn training." *MLSys 2021.*

Pipedream

Idea: Enforce the same version of weight for a single input batch by storing multiple weight versions.

Convergence: Similar accuracy on ImageNet with a 5x speedup compared to data parallel.

Con: No memory saving compared to single device case.



Pipedream-2BW

Idea: Reduce Pipedream's memory usage (only store 2 copies) by updating weights less frequently. Weights always stalled by 1 update.

Convergence: Similar training accuracy on language models (BERT/GPT)



Imbalanced Pipeline Stages

Pipeline schedules works best with balanced stages:



Frontier: Automatic Stage Partitioning

Goal: Minimize maximum stage latency & maximize parallelization

Reinforcement Learning Based (mainly for device placement):

- Mirhoseini, Azalia, et al. "Device placement optimization 1. with reinforcement learning." ICML 2017.
- Gao, Yuanxiang, et al. "Spotlight: Optimizing device 2. placement for training deep neural networks." ICML 2018.
- Mirhoseini, Azalia, et al. "A hierarchical model for device 3. placement." ICLR 2018.
- Addanki, Ravichandra, et al. "Placeto: Learning 4. generalizable device placement algorithms for distributed machine learning." NeurIPS 2019.
- Zhou, Yanqi, et al. "Gdp: Generalized device placement 5. for dataflow graphs." Arxiv 2019.
- Paliwal, Aditya, et al. "Reinforced genetic algorithm 6. learning for optimizing computation graphs." ICLR 2020. 7.

. . .

Optimization (Dynamic Programming/Linear Programming) Based:

- Narayanan, Deepak, et al. "PipeDream: generalized 1. pipeline parallelism for DNN training." SOSP 2019.
- 2. Tarnawski, Jakub M., et al. "Efficient algorithms for device placement of dnn graph operators." NeurIPS 2020.
- Fan, Shiging, et al. "DAPPLE: A pipelined data parallel 3. approach for training large models." PPoPP 2021.
- Tarnawski, Jakub M., Deepak Narayanan, and Amar 4. Phanishayee. "Piper: Multidimensional planner for dnn parallelization." NeurIPS 2021.
- Zheng, Lianmin, et al. "Alpa: Automating Inter-and Intra-5. Operator Parallelism for Distributed Deep Learning." OSDI 2022.
- 6. ...

RL-Based Partitioning Algorithm

State: Device assignment plan for a computational graph.
Action: Modify the device assignment of a node.
Reward: Latency difference between the new and old placements.
Trained with policy gradient algorithm.



Optimization-Based Partitioning Algorithm

min

Integer Linear Programming:

Variable: Decision variable vector for each operator, representing device assignment.

Minimize: Maximum finishing time of all operators.

Constraint: Execution dependency & memory capacity of each device.

TotalLatency $\sum_{i=0}^{k} x_{vi} = 1$ s.t. subgraph $\{v \in V : x_{vi} = 1\}$ is contiguous $M \ge \sum_{v} m_v \cdot x_{vi}$ $\text{CommIn}_{ui} \ge x_{vi} - x_{ui}$ $CommOut_{ui} \geq x_{ui} - x_{vi}$ $TotalLatency \geq Latency_{n}$ $SubgraphStart_i \geq Latency_v \cdot CommIn_{vi}$ $SubgraphFinish_i = SubgraphStart_i + \sum_{v} CommIn_{vi} \cdot c_v$ $+\sum_{v} x_{vi} \cdot p_v^{\text{acc}} + \sum_{v} \text{CommOut}_{vi} \cdot c_v$ $Latency_v \geq x_{v0} \cdot p_v^{cpu}$ $Latency_{v} \geq x_{v0} \cdot p_{v}^{cpu} + Latency_{u}$ $Latency_v \geq x_{vi} \cdot SubgraphFinish_i$ $x_{vi} \in \{0, 1\}$

Inter-operator Parallelism Summary

Idea: Assign different operators of the computational graph to different devices and executed in a pipelined fashion.

Method	General computational graph	No pipeline bubbles	Same convergence as single device
Device Placement	×	×	
Synchronous Schedule		×	
Asynchronous Schedule			×

Stage Partitioning: Imbalance stage \rightarrow More pipeline bubble

RL-Based / Optimization-Based Automatic Stage Partitioning

Where We Are

- Motivation
- History
- Parallelism Overview
- Data parallelism
- Model parallelism
 - Inter-op parallelism
 - Intra-op parallelism
- Auto-parallelization

Recap: Intra-op and Inter-op

Strategy 1: Inter-operator Parallelism





This section:

- 1. How to parallelize an operator ?
- 2. How to parallelize a graph ?

```
Parallelize One Operator
```

Element-wise operators

for n in range(0, N): <----- No dependency on the two for-loops.
for d in range(0, D): <---- C[n,d] = A[n,d] + B[n,d]</pre>
No dependency on the two for-loops.
Can arbitrarily split the for-loops on different devices.

📕 device 1 📃 device 2 📒 device 3 📃 device 4



a lot of other variants

. . .



device 3

device 4

No dependency on the two spatial for-loops. Can arbitrarily split the for-loops on different devices.

> Accumulation on this reduction loop. Have to accumulate partial results if we split this for-loop

Parallelize loop i $i \oint C = A \times B$

device 2

device 1

$$\begin{bmatrix} C_1 \\ C_2 \\ C_3 \\ C_4 \end{bmatrix} = \begin{bmatrix} A_1 \\ A_2 \\ A_3 \\ A_4 \end{bmatrix} \times B$$

replicated



No dependency on the two spatial for-loops. Can arbitrarily split the for-loops on different devices.

> Accumulation on this reduction loop. Have to accumulate partial results if we split this for-loop

device 1

device 2 device 3

device 4 replicated

Parallelize loop k

$$C = A \times B \downarrow k \qquad C = [A_1 \ A_2 \ A_3 \ A_4] \begin{bmatrix} B_1 \\ B_2 \\ B_3 \\ B_4 \end{bmatrix} = A_1 B_1 + A_2 B_2 + A_3 B_3 + A_4 B_4$$
got by all-reduce)



device 1

i

device 2 📒 device 3 🛛

B

Х



=

j A: partially tiled Device 1 and 2 hold a replicated tile Device 3 and 4 hold a replicated tile No dependency on the two spatial for-loops. Can arbitrarily split the for-loops on different devices.

> Accumulation on this reduction loop. Have to accumulate partial results if we split this for-loop



C: got by all-reduce

device 4

2D Convolution



Simple case: Parallelize loop n, co, ci, then the parallelization strategies are almost the same as matmul's.

Complicated case: Parallelize loop h and w

Data Parallelism as A Case of Intra-op Parallelism

Row-partitioned Column-partitioned Replicated Matmul Parallelization Type 1 communication cost = 0matmul (c) а

Matmul Parallelization Type 2

communication cost = all-reduce(c)





Re-partition Communication Cost

Different operators' parallelization strategies require different partition format of the same tensor



Re-partition Communication Cost

Different operators' parallelization strategies require different partition format of the same tensor



Parallelize All Operators in a Graph

Problem



Minimize Node costs (computation + communication) + Edge costs (re-partition communication)

Solution

Manual design Randomized search Dynamic programming Integer linear programming

Important Projects

Model-specific Intra-op Parallel Strategies

- AlexNet
- Megatron-LM
- GShard MoE

Systems for Intra-op Parallelism

- ZeRO
- Mesh-Tensorflow
- GSPMD
- Tofu
- FlexFlow

AlexNet

Result: increase top-1 accuracy by 1.7%



Megaton-LM

Result: a large language model with 8.3B parameters that outperforms SOTA results

Figure 3 from the paper : How to partition the MLP in the transformer.



Illustrated with the notations in this tutorial


GShard MoE

Result: a multi-language translation model with 600B parameters that outperforms SOTA





ZeRO Optimizer

Problem

Data parallelism replicates gradients, optimizer states and model weights on all devices.

ldea

Partition gradients, optimizer states and model weights.

M is the number of parameters, N is the number of devices.

	Optimizer States (12M)	Gradients (2M)	Model Weights (2M)	Memory Cost	Communication Cost
Data Parallelism	Replicated	Replicated	Replicated	16 <i>M</i>	all-reduce(2M)
ZeRO Stage 1	Partitioned	Replicated	Replicated	$4M + \frac{12M}{N}$	all-reduce(2M)
ZeRO Stage 2	Partitioned	Partitioned	Replicated	$2M + \frac{14M}{N}$	all-reduce(2M)
ZeRO Stage 3	Partitioned	Partitioned	Partitioned	$\frac{16M}{N}$	1.5 all-reduce(2M)

ZeRO Stage 2



Same communication cost but save memory by partitioning more tensors



Mesh-Tensorflow

Map tensor dimension to mesh dimension for parallelism



GSPMD

- Use annotations to specify partition strategy
- Propagate the annotations to whole graph
- Use compiler to generate SPMD (Single Program Multiple Data) parallel executables

```
# Partition inputs along group (G) dim.
    + inputs = split(inputs, 0, D)
2
     # Replicate the gating weights
3
     wg = replicate(wg)
4
     gates = softmax(einsum("GSM,ME->GSE", inputs, wg))
5
6
     combine_weights, dispatch_mask = Top2Gating(gating_logits)
7
     dispatched_expert_inputs = einsum(
8
       "GSEC,GSM->EGCM", dispatch_mask, reshaped_inputs)
     # Partition dispatched inputs along expert (E) dim.
9
10
     dispatched_expert_inputs = split(dispatched_expert_inputs, 0, D)
   +
11
     h = einsum("EGCM,EMH->EGCH", dispatched_expert_inputs, wi)
12
      . . .
```

Tofu

Tensor description language for automatic parallelization analysis

```
@tofu.op
def convld(data, filters):
    return lambda b, co, x:
        Sum(lambda ci, dx: data[b, ci, x+dx]*filters[ci, co, dx]
```

Dynamic programming for graph-level optimization

- Use graph coarsening to merge operators (e.g., elementwise-ops)
- Use dynamic programming with recursive partitioning

FlexFlow

SOAP parallelism space



Intra-op Parallelism

Inter-op Parallelism (w/o pipeline)

Parallelizable Dimensions Operator (S)ample (A)ttribute (P)arameter 1D pooling sample length, channel 1D convolution sample length channel 2D convolution height, width sample channel Matrix multiplication sample channel



Simulator + MCMC for finding parallel strategies

Details will be discussed later _

Combine Intra-op Parallelism and Inter-op Parallelism



Narayanan, Deepak, et al. "Efficient large-scale language model training on gpu clusters using megatron-Im." *SC 2021* Zheng, Lianmin, et al. "Alpa: Automating Inter-and Intra-Operator Parallelism for Distributed Deep Learning." *OSDI 2022*

Combine Intra-op Parallelism and Inter-op Parallelism



Combining inter- and intra-operator parallelism scales to more devices.

Intra-operator Parallelism Summary

- We can parallelize a single operator by exploiting its internal parallelism
- To do this for a whole computational graph, we need to choose strategies for all nodes in the graph to minimize the communication cost
- Intra-op and inter-op can be combined

Other Techniques for Training Large Models

System-level Memory Optimizations

- Rematerialization/Gradient Checkpointing
- Swapping

ML-level Optimizations

- Quantization
- Sparsification
- Low-rank approximation

Chen, Tianqi, et al. "Training deep nets with sublinear memory cost." *arXiv 2016* Rajbhandari, Samyam, et al. "Zero-infinity: Breaking the gpu memory wall for extreme scale deep learning." *SC* 2021. Tang, Hanlin, et al. "1-bit adam: Communication efficient large-scale training with adam's convergence speed." *ICML* 2021. Shazeer, Noam, and Mitchell Stern. "Adafactor: Adaptive learning rates with sublinear memory cost." *ICML* 2018.

Where We Are

- Motivation
- History
- Parallelism Overview
- Data parallelism
- Model parallelism
 - Inter-op parallelism
 - Intra-op parallelism
- Auto-parallelization

Auto-parallelization: Motivation



Auto-parallelization: Problem

$\max_{ ext{strategy}} ext{Performance(Model, Cluster)} \ s. t. ext{ strategy} \in ext{Inter-op} \cup ext{Intra-op}$

Auto-parallelization: Problem



The Search Space is Huge

#ops in a real model (nodes to color)

#op types (type of nodes) #devices on a cluster (available colors)

100 - 10K 80 - 200+ 10s - 1000s

Automatic Parallelization Methods

Search-based methods

- MCMC:
 - → [Jia et al., 2018]
 - → [Jia et al., 2019]
- Heuristics
 - → [Fan et al., 2021]

The complete list of references is available on the tutorial website

Learning-based methods

- Reinforcement Learning:
 - → [Mirhoseini et al., 2017]
 - → [Mirhoseini et al., 2018]
 - → [Addanki, et al., 2019]
- ML-based cost model:
 - → [Chen et al., 2018],
 - → [Zhou et al., 2020],
 - → [Zhang, 2020]
- Bayesian optimization:
 - → [Sergeev et al., 2018],
 - → [Peng et al., 2019]

Optimization-based methods

- Dynamic programming
 - → [Wang, et al., 2018]
 - → [Narayanan, et al., 2019]
 - → [Li, et al., 2021]
 - → [Narayanan, et al., 2012]
 - → [Tarnawski, et al., 2020]
 - → [Tarnawski, et al., 2021]
- Integer linear programming
 - → [Tarnawski, et al., 2020]
- Hierarchical Optimization
 - → [Zheng, et al., 2022]

Automatic Parallelization Methods

Search-based methods

- MCMC:
 - → [Jia et al., 2018]
 - → [Jia et al., 2019]
- Heuristics
 - → [Fan et al., 2021]

The complete list of references is available on the tutorial website

Learning-based methods

- Reinforcement Learning:
 - → [Mirhoseini et al., 2017]
 - → [Mirhoseini et al., 2018]
 - → [Addanki, et al., 2019]
- ML-based cost model:
 - → [Chen et al., 2018]
 - → [Zhou et al., 2020],
 - → [Zhang, 2020]
- Bayesian optimization:
 - → [Sergeev et al., 2018]
 - → [Peng et al., 2019]

Optimization-based methods

- Dynamic programming
- → [Wang, et al., 2018]
- → [Narayanan, et al., 2019]
- → [Li, et al., 2021]
- → [Narayanan, et al., 2012]
- → [Tarnawski, et al., 2020]
- → [Tarnawski, et al., 2021]
- Integer linear programming
 - → [Tarnawski, et al., 2020]
- Hierarchical optimization
 - → [Zheng, et al., 2022]

ColocRL (a.k.a. Device Placement Optimization)



ColocRL: Model



Figure from [Mirhoseini et al., ICML 2017]

ColocRL: Training

$$\mathbb{E}_{\mathcal{P} \sim \pi(\mathcal{P} \mid \mathcal{G}; \, heta)}[R(\mathcal{P}) || \, \mathcal{G}]$$

$${\cal G}$$
: computational graph ${\cal R}({\cal P})$: Real runtime of a placement $\pi(\cdot)$: output distributed of the RNN

ColocRL: Other Improvement



Mirhoseini, et al. "A Hierarchical Model for Device Placement." ICLR 2018.

Results Discussion



Tasks	Single-CPU	Single-GPU	#GPUs	Scotch	MinCut	Expert	RL-based	Speedup
RNNLM (batch 64)	6.89	1.57	2 4	13.43 11.52	11.94 10.44	3.81 4.46	1.57 1.57	$0.0\% \\ 0.0\%$
NMT (batch 64)	10.72	OOM	2 4	14.19 11.23	11.54 11.78	4.99 4.73	4.04 3.92	23.5% 20.6%
Inception-V3 (batch 32)	26.21	4.60	24	25.24 23.41	22.88 24.52	11.22 10.65	4.60 3.85	0.0% 19.0%

Figure and table from [Mirhoseini et al., ICML 2017]

Automatic Parallelization Methods

Search-based methods

- MCMC:
 - → [Jia et al., 2018]
 - → [Jia et al., 2019]
- Heuristics
 - → [Fan et al., 2021]

The complete list of references is available on the tutorial website

Learning-based methods

- Reinforcement Learning:
 - → [Mirhoseini et al., 2017]
 - → [Mirhoseini et al., 2018]
 - → [Addanki, et al., 2019]
- ML-based cost model:
 - → [Chen et al., 2018]
 - → [Zhou et al., 2020],
 - → [Zhang, 2020]
- Bayesian optimization:
 - → [Sergeev et al., 2018]
 - → [Peng et al., 2019]

Optimization-based methods

- Dynamic programming
 - → [Wang, et al., 2018]
 - → [Narayanan, et al., 2019]
- → [Li, et al., 2021]
- → [Narayanan, et al., 2012]
- → [Tarnawski, et al., 2020]
- → [Tarnawski, et al., 2021]
- Integer linear programming
 - → [Tarnawski, et al., 2020]
- Hierarchical optimization
 - → Alpa [Zheng, et al., 2022]

Optimization-based Method: Alpa



Inter-op parallelism



Intra-op parallelism



Trade-off

	Inter-operator Parallelism	Intra-operator Parallelism
Communication	Less	More
Device Idle Time	More	Less

Alpa Rationale Alpa w1 ω2 Device 1 Device 2 matmul relu ▶ matmul → MSE Х Inter-op parallelism Fast connections Slow connections w2 w1 node node matmul relu ▶ matmul ► MSE Х GPU GPU GPU GPU GPU GPU GPU GPU Intra-op parallelism node node GPU GPU GPU GPU GPU GPU w2 w1 matmul relu ▶ matmul ► MSE Х

Computational Graph Search Space В Α D **Alpa Hierarchical Space** Whole Search Space Inter-op Parallelism В В Intra-op Parallelism В В В В В В

Alpa Compiler: Hierarchical Optimization







or

. . .

Graph Partitioning



Partitioned Computational Graph



Cluster (2D Device Mesh)









Stage with intra-operator parallelization
Intra-op Pass

Integer Linear Programming Formulation



Minimize Computation cost + Communication cost

Evaluation: Comparing with Previous Works

GPT (up to 39B)



Match specialized manual systems.

GShard MoE (up to 70B)



Outperform the manual baseline by up to 8x.

Wide-ResNet (up to 13B)



Generalize to models without manual plans.

Weak scaling results where the model size grow with #GPUs.

Evaluated on 8 AWS EC2 p3.16xlarge nodes with 8 16GB V100s each (64 GPUs in total).

Automatic Parallelization Methods

Search-based methods

- Easy to extend the search space
- No training cost
- 🗙 High inference cost
- X Not explainable
- XNo optimality guarantee

Learning-based methods

- Easy to extend the search space
- 🗙 High training cost
- Low inference cost
- X Not explainable
- X No optimality guarantee

Optimization-based methods

- X Non-trivial to extend the search space
- No training cost
- Medium inference cost
- Z Explainable
- Some optimality guarantee

